location: Current position: Home >> Scientific Research >> Paper Publications

A background digital calibration of split-capacitor 16-bit SAR ADC with sub-binary architecture

Hits:

Affiliation of Author(s):微电子学院

Title of Paper:A background digital calibration of split-capacitor 16-bit SAR ADC with sub-binary architecture

Journal:MICROELECTRONICS JOURNAL

First Author:Cao, Chao; Ye, Qian; Zhu, Zhangming; Yang, Yintang

Indexed by:Article

Document Code:SCI WOS:000361401100002

Volume:46

Issue:9

Page Number:795-800

ISSN No.:0026-2692

Translation or Not:no

Date of Publication:2015-01-01

Included Journals:SCI

Pre One:99.2% energy saving and high-linearity switching method for SAR ADCs

Next One:A 6-to-10-Bit 0.5 V-to-0.9 V Reconfigurable 2 MS/s Power Scalable SAR ADC in 0.18 mu m CMOS

Baidu
map