location: Current position: Home >> Scientific Research >> Paper Publications

A 6-to-10-Bit 0.5 V-to-0.9 V Reconfigurable 2 MS/s Power Scalable SAR ADC in 0.18 mu m CMOS

Hits:

Affiliation of Author(s):微电子学院

Affiliation of Author(s):微电子学院

Title of Paper:A 6-to-10-Bit 0.5 V-to-0.9 V Reconfigurable 2 MS/s Power Scalable SAR ADC in 0.18 mu m CMOS

Title of Paper:A 6-to-10-Bit 0.5 V-to-0.9 V Reconfigurable 2 MS/s Power Scalable SAR ADC in 0.18 mu m CMOS

Journal:IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS

Journal:IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS

First Author:Zhu, Zhangming; Qiu, Zheng; Liu, Maliang; Ding, Ruixue

Indexed by:Article

Document Code:SCI WOS:000350799100009

Pre One:A background digital calibration of split-capacitor 16-bit SAR ADC with sub-binary architecture

Next One:Effectiveness of p plus Layer in Mitigating Substrate Noise Induced by Through-Silicon Via for Microwave Applications

Baidu
map