location: Current position: Home>> Scientific Research>> Paper Publications

3脳VDD-tolerant ESD detection circuit in a 90 nm CMOS process

Hits:

Affiliation of Author(s):微电子学院

Title of Paper:3脳VDD-tolerant ESD detection circuit in a 90 nm CMOS process

Journal:Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University

First Author:Yang, Zhaonian ; Liu, Hongxia ; Zhu, Jia

Document Code:EI 20150700524785

Volume:42

Issue:1

Page Number:56-61 and 20

Translation or Not:no

Date of Publication:2015-01-01

Included Journals:EI

Pre One:Band alignments of O3-based and H2O-based amorphous LaAlO3films on silicon by atomic layer deposition

Next One:Voltage triggered ESD detection circuits in a 90 nm CMOS process

Baidu
map